Design Verification engineer/Senior (System Verilog/UVM) People Profilers Vietnam

Ho Chi Minh City, Ho Chi Minh City, Vietnam

Design Verification engineer/Senior (System Verilog/UVM)

Go back to the job description

Your details

[[ field.label ]]: *

Choose file [[ field.files[0].name ]]

[[ resumeErrorMessage ]]

Choose files [[ field.files.length ]] [[ field.files.length === 1 ? file : files ]] selected

[[ attachmentErrorMessage[field.id] ]]

This field is required

School:

[[ education.school ]]

Degree:

[[ education.degree_name ]]

Specialization:

[[ education.specialization ]]

Period:

[[ formatDate(education.start_at, 'dd/mm/yyyy') ]] to [[ formatDate(education.end_at, 'dd/mm/yyyy') ]]

Final score:

[[ education.final_grade ]]

Location:

[[ education.location ]]

Description:

[[ education.description ]]

This field is required

Please enter a valid salary amount less than or equal to 2,147,483,649

I currently work here

Position name:

[[ experience.title ]]

Employer:

[[ experience.employer ]]

Salary:

[[ experience.salary ]]

Period:

[[ formatDate(experience.start_at, 'dd/mm/yyyy') ]] to

Location:

[[ experience.location ]]

Description:

[[ experience.description ]]

[[ answer ]]

[[ answer ]]

I agree to the terms and conditions & privacy policy
This field is required.

[[ submittionError ]]

Thank you for your application!

Your application was successfully submitted.